OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc1/] [or1ksim/] [cpu/] [or32/] [op.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5599d 22h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1749 This commit was manufactured by cvs2svn to create tag 'rel-0-3-0-rc1'. 5749d 03h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1729 NOP_CNT_RESET resets the isntruction counters not the cpu! Fixes booting
linux-2.6 with dynamic execution.		 nogj 6744d 12h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1728 RET_FROM_DYN_CODE messes up when the stack has been shifted. To avoid any
problems with gcc add the op_do_jump() function implemented in assembly that
handles returning from recompiled code.		 nogj 6744d 12h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1721 Use SPEEDY_CALL to call op_support_analysis(). nogj 6746d 00h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1720 Warning/spelling/gramer/useless comment removal fixes. nogj 6746d 00h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1717 Move the immu config out of the global config struct nogj 6746d 00h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1692 Instead of playing games with the esp when a jump needs to be executed, use
longjmp() to get to the jump handling code.		 nogj 6746d 00h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1691 Remove useless conditions from enter_dyn_code() nogj 6746d 00h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1687 Don't use MMX registers to keep track of the pc and the number of cycles
remaining untill the next job. Keeping the two places that these where used at
concurrent bloated generated code quite a bit and there was no performance
increase resulting from their use.		 nogj 6746d 00h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1684 Instead of encoding the value of the raw instruction into the generated
instruction stream, put it into a malloced array that is accessed when
analysis() is called		 nogj 6746d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1678 Remove the ts_current hack by haveing the temporaries always shipped out before
any instruction that has the posibility to generate an exception		 nogj 6746d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1667 Have store operations use op_1t.h and op_2t.h to generate the combination of
operations that operate on the different temporaries		 nogj 6746d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1666 Have load operations use op_1t.h and op_2t.h to generate the combination of
operations that operate on the different temporaries		 nogj 6746d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1665 Have mac operations use op_2t.h to generate the combination of operations that
operate on the different temporaries.		 nogj 6746d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1664 Have m{f,t}spr operations use op_1t.h and op_2t.h to generate the combination of
operations that operate on the different temporaries		 nogj 6746d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1663 Have compare operations use op_2t.h to generate the combination of operations
that operate on the different temporaries		 nogj 6746d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1662 Have sign extenstion operations use op_2t.h to generate the combination of
operations that operate on the different temporaries		 nogj 6746d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1661 Have arithetic operations use op_2t.h and op_3t.h to generate the combination of
operations that operate on the different temporaries		 nogj 6746d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1660 Create an op_3t.h file that automagically creates all the combinations of
operations depending on the number of tempraries availible. Move operations
that operate on three tempraries to the op_3t_op.h file from op.c		 nogj 6746d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.