OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc1/] [or1ksim/] [testbench/] [int_test.S] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5600d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/testbench/int_test.S
1749 This commit was manufactured by cvs2svn to create tag 'rel-0-3-0-rc1'. 5749d 06h /or1k/tags/rel-0-3-0-rc1/or1ksim/testbench/int_test.S
970 Testbench is now running on ORP architecture platform. simons 7999d 02h /or1k/tags/rel-0-3-0-rc1/or1ksim/testbench/int_test.S
956 Changed to work with or32-uclinux tool chain. Everything works except keyboard test. simons 8001d 08h /or1k/tags/rel-0-3-0-rc1/or1ksim/testbench/int_test.S
802 Cache and tick timer tests fixed. simons 8131d 14h /or1k/tags/rel-0-3-0-rc1/or1ksim/testbench/int_test.S
619 all test pass, after newest changes markom 8198d 13h /or1k/tags/rel-0-3-0-rc1/or1ksim/testbench/int_test.S
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8207d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/testbench/int_test.S
576 some risc test added markom 8211d 09h /or1k/tags/rel-0-3-0-rc1/or1ksim/testbench/int_test.S

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.