OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [cpu/] [common/] [parse.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5629d 19h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/parse.c
1753 This commit was manufactured by cvs2svn to create tag 'rel-0-3-0-rc2'. 5749d 02h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/parse.c
1751 These are the changes to support Or1ksim 0.3.0rc2. Most significantly they provide GDB RSP support. They also fix 5 outstanding bugs and satisfy one new feature request. jeremybennett 5749d 04h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/parse.c
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.
jeremybennett 5779d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/parse.c
1743 Changes to bring behavior into line with the current OpenRISC 1000 specification and support GDB 6.8. A couple of small bugs with handling xterms and opening the remote debug channel are also fixed. Header files have been added to sources in Makefile.am files where they are missing, so that "make tags" will include them. Makefile.in files have been regenerated due to these changes. jeremybennett 5815d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/parse.c
1720 Warning/spelling/gramer/useless comment removal fixes. nogj 6775d 20h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/parse.c
1650 Make the loading code not use the debug() function. The coff debug output goes
to the coff channel, the elf ones where pretty useless so I removed them.
nogj 6775d 22h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/parse.c
1637 *** empty log message *** rezso 6791d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/parse.c
1557 Fix most warnings issued by gcc4 nogj 6912d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/parse.c
1556 Create an 8-bit program load function to be able to load an unaligned section nogj 6912d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/parse.c
1487 Remove useless *breakpoint argument from the {set,eval}_direct* functions nogj 7017d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/parse.c
1486 * Seporate out the code used for handling the memory peripheral to peripheral/memory.c
* Mostly decouple the memory controller from the internals of the memory handling.
* Rewrite memory handling to be more linear and thus much faster.
* Issue a bus error on read/write with invalid granularity.
nogj 7022d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/parse.c
1484 Use the {set,eval}_direct* functions where they are supposed to be used nogj 7028d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/parse.c
1353 Modularise simulator command parsing nogj 7119d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/parse.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7120d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/parse.c
1323 Adrian Wise: or1ksim bugfix & Solaris build phoenix 7232d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/parse.c
1308 Gyorgy Jeney: extensive cleanup phoenix 7324d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/parse.c
1061 ELF sym loading improved markom 7973d 03h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/parse.c
997 PRINTF should be used instead of printf; command redirection repaired markom 8021d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/parse.c
897 improved CUC GUI; pre/unroll bugs fixed markom 8058d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/parse.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.