OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [support/] [dumpverilog.h] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5575d 03h /or1k/tags/rel-0-3-0-rc2/or1ksim/support/dumpverilog.h
1753 This commit was manufactured by cvs2svn to create tag 'rel-0-3-0-rc2'. 5694d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim/support/dumpverilog.h
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.		 jeremybennett 5724d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/support/dumpverilog.h
1619 Fixed types in function declaration jcastillo 6756d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/support/dumpverilog.h
1308 Gyorgy Jeney: extensive cleanup phoenix 7270d 02h /or1k/tags/rel-0-3-0-rc2/or1ksim/support/dumpverilog.h
532 removed stats 6 command, handling SLP; function profiling is supported by profiler; subroutine level parallelism is not covered yet, but should be done in profiler markom 8194d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/support/dumpverilog.h
75 simgetstr added. eval_mem32 replaced with evalsim_mem32. lampret 8628d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/support/dumpverilog.h
60 Memory model changed. lampret 8682d 21h /or1k/tags/rel-0-3-0-rc2/or1ksim/support/dumpverilog.h
55 Added 'dv' command for dumping memory as verilog model. lampret 8698d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/support/dumpverilog.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.