OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc3/] [or1ksim/] [cpu/] [common/] [execute.h] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5613d 03h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/common/execute.h
1758 This commit was manufactured by cvs2svn to create tag 'rel-0-3-0-rc3'. 5627d 09h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/common/execute.h
1756 Changes for Or1kim 0.3.0rc3. A number of bugs fixed and small urgent features added. This is the final RC before 0.3.0. jeremybennett 5627d 09h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/common/execute.h
1751 These are the changes to support Or1ksim 0.3.0rc2. Most significantly they provide GDB RSP support. They also fix 5 outstanding bugs and satisfy one new feature request. jeremybennett 5732d 13h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/common/execute.h
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.
jeremybennett 5762d 09h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/common/execute.h
1715 Add the capability to the pic to simulate a level or edge triggered pic. Add
a clear_interrupt() function that the peripherals need to use to signal that
they negated their interrupt line.
nogj 6759d 06h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/common/execute.h
1692 Instead of playing games with the esp when a jump needs to be executed, use
longjmp() to get to the jump handling code.
nogj 6759d 06h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/common/execute.h
1690 Move the main execution loop to execute.c. nogj 6759d 06h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/common/execute.h
1687 Don't use MMX registers to keep track of the pc and the number of cycles
remaining untill the next job. Keeping the two places that these where used at
concurrent bloated generated code quite a bit and there was no performance
increase resulting from their use.
nogj 6759d 06h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/common/execute.h
1678 Remove the ts_current hack by haveing the temporaries always shipped out before
any instruction that has the posibility to generate an exception
nogj 6759d 06h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/common/execute.h
1547 Use an array to keep track of the recompiled pages instead of a linked list nogj 6957d 06h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/common/execute.h
1481 Remove the useless cross reference stuff: it was a bad idea to begin with nogj 7026d 07h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/common/execute.h
1452 Implement a dynamic recompiler to speed up the execution nogj 7053d 10h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/common/execute.h
1434 Fix the prototype of setsim_reg nogj 7053d 10h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/common/execute.h
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 7053d 10h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/common/execute.h
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7103d 09h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/common/execute.h
1308 Gyorgy Jeney: extensive cleanup phoenix 7308d 03h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/common/execute.h
560 some code cleanup markom 8228d 17h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/common/execute.h
557 some optimizations; fsim running at 2MIPS; pm section added to config; configure bug fixed markom 8229d 16h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/common/execute.h
294 improved config parser markom 8293d 17h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/common/execute.h

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.