OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc3/] [or1ksim/] [cpu/] [or32/] [Makefile.in] - Rev 1782

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5646d 00h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/Makefile.in
1758 This commit was manufactured by cvs2svn to create tag 'rel-0-3-0-rc3'. 5660d 06h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/Makefile.in
1751 These are the changes to support Or1ksim 0.3.0rc2. Most significantly they provide GDB RSP support. They also fix 5 outstanding bugs and satisfy one new feature request. jeremybennett 5765d 10h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/Makefile.in
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.		 jeremybennett 5795d 06h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/Makefile.in
1745 These are the changes to allow or1ksim to build as a library as well as a standalone simulator. The concept of a "generic" peripheral is added, which will commuicate with an external model via upcalls. jeremybennett 5831d 05h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/Makefile.in
1744 Changes to bring behavior into line with the current OpenRISC 1000 specification and support GDB 6.8. A couple of small bugs with handling xterms and opening the remote debug channel are also fixed. Header files have been added to sources in Makefile.am files where they are missing, so that "make tags" will include them. Makefile.in files have been regenerated due to these changes. jeremybennett 5832d 04h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/Makefile.in
1576 configure updates phoenix 6905d 00h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/Makefile.in
1376 aclocal && autoconf && automake phoenix 7120d 11h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/Makefile.in
1249 Downgrading back to automake-1.4 lampret 7506d 00h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/Makefile.in
997 PRINTF should be used instead of printf; command redirection repaired markom 8037d 14h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/Makefile.in
970 Testbench is now running on ORP architecture platform. simons 8045d 01h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/Makefile.in
877 ata beta release rherveille 8089d 00h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/Makefile.in
738 *** empty log message *** ivang 8199d 12h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/Makefile.in
706 insn_decode execution part replaced by generated function decode_execute; use --enable-simple to use runtime decoding markom 8213d 09h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/Makefile.in
517 some performance optimizations markom 8268d 09h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/Makefile.in
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8340d 12h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/Makefile.in
133 moved header files to match other utilities
repaired l.sra and some other shifting instructions
started build_automata for binary instruction decode		 markom 8467d 13h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/Makefile.in
54 Regular maintenance. lampret 8769d 16h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/Makefile.in
20 or1k renamed to or32. lampret 8879d 15h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/Makefile.in
13 Rebuild of the generated files. jrydberg 8940d 07h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/Makefile.in

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.