OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc3/] [or1ksim/] [cpu/] [or32/] [execute.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5646d 02h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/execute.c
1758 This commit was manufactured by cvs2svn to create tag 'rel-0-3-0-rc3'. 5660d 08h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/execute.c
1756 Changes for Or1kim 0.3.0rc3. A number of bugs fixed and small urgent features added. This is the final RC before 0.3.0. jeremybennett 5660d 08h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/execute.c
1751 These are the changes to support Or1ksim 0.3.0rc2. Most significantly they provide GDB RSP support. They also fix 5 outstanding bugs and satisfy one new feature request. jeremybennett 5765d 12h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/execute.c
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.
jeremybennett 5795d 08h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/execute.c
1744 Changes to bring behavior into line with the current OpenRISC 1000 specification and support GDB 6.8. A couple of small bugs with handling xterms and opening the remote debug channel are also fixed. Header files have been added to sources in Makefile.am files where they are missing, so that "make tags" will include them. Makefile.in files have been regenerated due to these changes. jeremybennett 5832d 06h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/execute.c
1692 Instead of playing games with the esp when a jump needs to be executed, use
longjmp() to get to the jump handling code.
nogj 6792d 05h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/execute.c
1690 Move the main execution loop to execute.c. nogj 6792d 05h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/execute.c
1678 Remove the ts_current hack by haveing the temporaries always shipped out before
any instruction that has the posibility to generate an exception
nogj 6792d 05h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/execute.c
1651 Remove usesless (that give zero information) calls to debug(). nogj 6792d 06h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/execute.c
1584 usability improvments phoenix 6884d 02h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/execute.c
1557 Fix most warnings issued by gcc4 nogj 6928d 16h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/execute.c
1551 Remove the pcprev global nogj 6990d 05h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/execute.c
1550 * prototype() -> prototype(void) where appropriate.
* Use `static' where it can be used.
nogj 6990d 05h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/execute.c
1514 Fix compileation with --enable-execution=simple nogj 6995d 13h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/execute.c
1513 Remove the flag global nogj 6995d 13h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/execute.c
1508 Remove m{f,t}spr calls where we can access the spr directly nogj 6995d 13h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/execute.c
1506 * Remove very slow {set,test}sprbit{,s} functions.
* Remove uses of getsprbits in time critical functions.
nogj 6995d 13h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/execute.c
1487 Remove useless *breakpoint argument from the {set,eval}_direct* functions nogj 7033d 17h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/execute.c
1484 Use the {set,eval}_direct* functions where they are supposed to be used nogj 7044d 08h /or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/or32/execute.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.