OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc3/] [or1ksim/] [mmu/] [dmmu.h] - Rev 1782

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5612d 13h /or1k/tags/rel-0-3-0-rc3/or1ksim/mmu/dmmu.h
1758 This commit was manufactured by cvs2svn to create tag 'rel-0-3-0-rc3'. 5626d 19h /or1k/tags/rel-0-3-0-rc3/or1ksim/mmu/dmmu.h
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.
jeremybennett 5761d 19h /or1k/tags/rel-0-3-0-rc3/or1ksim/mmu/dmmu.h
1718 Move the dmmu config out of the global config struct nogj 6758d 15h /or1k/tags/rel-0-3-0-rc3/or1ksim/mmu/dmmu.h
1539 Speed up the dmmu nogj 6957d 05h /or1k/tags/rel-0-3-0-rc3/or1ksim/mmu/dmmu.h
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7102d 18h /or1k/tags/rel-0-3-0-rc3/or1ksim/mmu/dmmu.h
1308 Gyorgy Jeney: extensive cleanup phoenix 7307d 13h /or1k/tags/rel-0-3-0-rc3/or1ksim/mmu/dmmu.h
430 dpfault and ipfault exceptions implemented markom 8258d 21h /or1k/tags/rel-0-3-0-rc3/or1ksim/mmu/dmmu.h
425 immu and dmmu configurations added markom 8258d 23h /or1k/tags/rel-0-3-0-rc3/or1ksim/mmu/dmmu.h
204 Added function prototypes to stop gcc from complaining erez 8340d 23h /or1k/tags/rel-0-3-0-rc3/or1ksim/mmu/dmmu.h
62 OR1K DMMU model. lampret 8685d 04h /or1k/tags/rel-0-3-0-rc3/or1ksim/mmu/dmmu.h
6 Just a regular update with exception of cache simulation. MMU simulation still under development. lampret 8907d 14h /or1k/tags/rel-0-3-0-rc3/or1ksim/mmu/dmmu.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.