OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc3/] [or1ksim/] [testbench/] [except_mc.S] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5606d 13h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/except_mc.S
1758 This commit was manufactured by cvs2svn to create tag 'rel-0-3-0-rc3'. 5620d 19h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/except_mc.S
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8213d 13h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/except_mc.S
475 l.jalr r9 is not used any more. simons 8245d 00h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/except_mc.S
453 Also performs mc initialization. ivang 8249d 22h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/except_mc.S

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.