URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_1/] [or1200/] [rtl/] [verilog/] [or1200_mem2reg.v] - Rev 1780

Rev	Log message	Author	Age	Path
1765		root	5587d 06h	/or1k/tags/rel_1/or1200/rtl/verilog/or1200_mem2reg.v
896	This commit was manufactured by cvs2svn to create tag 'rel_1'.		8018d 06h	/or1k/tags/rel_1/or1200/rtl/verilog/or1200_mem2reg.v
788	Some of the warnings fixed.	lampret	8125d 13h	/or1k/tags/rel_1/or1200/rtl/verilog/or1200_mem2reg.v
777	Changed define name from OR1200_MEM2REG_FAST to OR1200_IMPL_MEM2REG2	lampret	8126d 09h	/or1k/tags/rel_1/or1200/rtl/verilog/or1200_mem2reg.v
562	Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if.	lampret	8199d 22h	/or1k/tags/rel_1/or1200/rtl/verilog/or1200_mem2reg.v
504	New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.	lampret	8210d 20h	/or1k/tags/rel_1/or1200/rtl/verilog/or1200_mem2reg.v