URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_15/] [or1200/] [rtl/] [verilog/] [or1200_tpram_32x32.v] - Rev 1765

Rev	Log message	Author	Age	Path
1765		root	5586d 16h	/or1k/tags/rel_15/or1200/rtl/verilog/or1200_tpram_32x32.v
1201	This commit was manufactured by cvs2svn to create tag 'rel_15'.		7558d 07h	/or1k/tags/rel_15/or1200/rtl/verilog/or1200_tpram_32x32.v
1129	Added Altera LPM RAMs. Changed generic RAM output when OE inactive.	lampret	7751d 14h	/or1k/tags/rel_15/or1200/rtl/verilog/or1200_tpram_32x32.v
504	New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.	lampret	8210d 07h	/or1k/tags/rel_15/or1200/rtl/verilog/or1200_tpram_32x32.v