OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_25/] [or1200/] [rtl/] [verilog/] [or1200_lsu.v] - Rev 1778

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5587d 03h /or1k/tags/rel_25/or1200/rtl/verilog/or1200_lsu.v
1239 This commit was manufactured by cvs2svn to create tag 'rel_25'. 7465d 16h /or1k/tags/rel_25/or1200/rtl/verilog/or1200_lsu.v
1163 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7691d 23h /or1k/tags/rel_25/or1200/rtl/verilog/or1200_lsu.v
788 Some of the warnings fixed. lampret 8125d 10h /or1k/tags/rel_25/or1200/rtl/verilog/or1200_lsu.v
660 Speed optimizations (removed duplicate _cyc_ and _stb_). Fixed D/IMMU cache-inhibit attr. lampret 8171d 21h /or1k/tags/rel_25/or1200/rtl/verilog/or1200_lsu.v
589 No more low/high priority interrupts (PICPR removed). Added tick timer exception. Added exception prefix (SR[EPH]). Fixed single-step bug whenreading NPC. lampret 8195d 18h /or1k/tags/rel_25/or1200/rtl/verilog/or1200_lsu.v
504 New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs. lampret 8210d 17h /or1k/tags/rel_25/or1200/rtl/verilog/or1200_lsu.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.