URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_26/] [or1200/] [rtl/] [verilog/] [or1200_if.v] - Rev 1765

Rev	Log message	Author	Age	Path
1765		root	5584d 09h	/or1k/tags/rel_26/or1200/rtl/verilog/or1200_if.v
1253	This commit was manufactured by cvs2svn to create tag 'rel_26'.		7439d 06h	/or1k/tags/rel_26/or1200/rtl/verilog/or1200_if.v
1163	This commit was manufactured by cvs2svn to create branch 'branch_qmem'.		7689d 05h	/or1k/tags/rel_26/or1200/rtl/verilog/or1200_if.v
788	Some of the warnings fixed.	lampret	8122d 16h	/or1k/tags/rel_26/or1200/rtl/verilog/or1200_if.v
617	Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways.	lampret	8183d 06h	/or1k/tags/rel_26/or1200/rtl/verilog/or1200_if.v
504	New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.	lampret	8207d 23h	/or1k/tags/rel_26/or1200/rtl/verilog/or1200_if.v