URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_26/] [or1200/] [rtl/] [verilog/] [or1200_mult_mac.v] - Rev 1765

Rev	Log message	Author	Age	Path
1765		root	5584d 07h	/or1k/tags/rel_26/or1200/rtl/verilog/or1200_mult_mac.v
1253	This commit was manufactured by cvs2svn to create tag 'rel_26'.		7439d 04h	/or1k/tags/rel_26/or1200/rtl/verilog/or1200_mult_mac.v
1163	This commit was manufactured by cvs2svn to create branch 'branch_qmem'.		7689d 03h	/or1k/tags/rel_26/or1200/rtl/verilog/or1200_mult_mac.v
1159	No functional changes. Added defines to disable implementation of multiplier/MAC	lampret	7732d 06h	/or1k/tags/rel_26/or1200/rtl/verilog/or1200_mult_mac.v
1035	Added optional l.div/l.divu insns. By default they are disabled.	lampret	7960d 00h	/or1k/tags/rel_26/or1200/rtl/verilog/or1200_mult_mac.v
504	New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.	lampret	8207d 22h	/or1k/tags/rel_26/or1200/rtl/verilog/or1200_mult_mac.v