URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_26/] [or1200/] [rtl/] [verilog/] [or1200_spram_2048x8.v] - Rev 1765

Rev	Log message	Author	Age	Path
1765		root	5584d 09h	/or1k/tags/rel_26/or1200/rtl/verilog/or1200_spram_2048x8.v
1253	This commit was manufactured by cvs2svn to create tag 'rel_26'.		7439d 06h	/or1k/tags/rel_26/or1200/rtl/verilog/or1200_spram_2048x8.v
1214	Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed.	simons	7502d 20h	/or1k/tags/rel_26/or1200/rtl/verilog/or1200_spram_2048x8.v
1163	This commit was manufactured by cvs2svn to create branch 'branch_qmem'.		7689d 05h	/or1k/tags/rel_26/or1200/rtl/verilog/or1200_spram_2048x8.v
1129	Added Altera LPM RAMs. Changed generic RAM output when OE inactive.	lampret	7749d 07h	/or1k/tags/rel_26/or1200/rtl/verilog/or1200_spram_2048x8.v
1063	Added BIST scan. Special VS RAMs need to be used to implement BIST.	lampret	7920d 12h	/or1k/tags/rel_26/or1200/rtl/verilog/or1200_spram_2048x8.v
504	New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.	lampret	8208d 00h	/or1k/tags/rel_26/or1200/rtl/verilog/or1200_spram_2048x8.v