URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_27/] [or1200/] [rtl/] [verilog/] [or1200_spram_2048x32.v] - Rev 1767

Rev	Log message	Author	Age	Path
1765		root	5628d 22h	/or1k/tags/rel_27/or1200/rtl/verilog/or1200_spram_2048x32.v
1269	This commit was manufactured by cvs2svn to create tag 'rel_27'.		7429d 12h	/or1k/tags/rel_27/or1200/rtl/verilog/or1200_spram_2048x32.v
1267	Merged branch_qmem into main tree.	lampret	7429d 12h	/or1k/tags/rel_27/or1200/rtl/verilog/or1200_spram_2048x32.v
1200	mbist signals updated according to newest convention	markom	7600d 13h	/or1k/tags/rel_27/or1200/rtl/verilog/or1200_spram_2048x32.v
1184	Scan signals mess fixed.	simons	7659d 04h	/or1k/tags/rel_27/or1200/rtl/verilog/or1200_spram_2048x32.v
1179	BIST interface added for Artisan memory instances.	simons	7667d 07h	/or1k/tags/rel_27/or1200/rtl/verilog/or1200_spram_2048x32.v
1129	Added Altera LPM RAMs. Changed generic RAM output when OE inactive.	lampret	7793d 20h	/or1k/tags/rel_27/or1200/rtl/verilog/or1200_spram_2048x32.v
1077	Signal scanb_sen renamed to scanb_en.	mohor	7954d 06h	/or1k/tags/rel_27/or1200/rtl/verilog/or1200_spram_2048x32.v
1063	Added BIST scan. Special VS RAMs need to be used to implement BIST.	lampret	7965d 01h	/or1k/tags/rel_27/or1200/rtl/verilog/or1200_spram_2048x32.v
504	New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.	lampret	8252d 13h	/or1k/tags/rel_27/or1200/rtl/verilog/or1200_spram_2048x32.v