URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_29/] [or1200/] [rtl/] [verilog/] [or1200_dc_ram.v] - Rev 1780

Rev	Log message	Author	Age	Path
1765		root	5660d 04h	/or1k/tags/rel_29/or1200/rtl/verilog/or1200_dc_ram.v
1340	This commit was manufactured by cvs2svn to create tag 'rel_29'.		7177d 15h	/or1k/tags/rel_29/or1200/rtl/verilog/or1200_dc_ram.v
1293	Non-functional changes. Coding style fixes.	lampret	7396d 08h	/or1k/tags/rel_29/or1200/rtl/verilog/or1200_dc_ram.v
1267	Merged branch_qmem into main tree.	lampret	7460d 18h	/or1k/tags/rel_29/or1200/rtl/verilog/or1200_dc_ram.v
1200	mbist signals updated according to newest convention	markom	7631d 18h	/or1k/tags/rel_29/or1200/rtl/verilog/or1200_dc_ram.v
1186	Added support for rams with byte write access.	simons	7683d 17h	/or1k/tags/rel_29/or1200/rtl/verilog/or1200_dc_ram.v
1063	Added BIST scan. Special VS RAMs need to be used to implement BIST.	lampret	7996d 06h	/or1k/tags/rel_29/or1200/rtl/verilog/or1200_dc_ram.v
504	New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.	lampret	8283d 18h	/or1k/tags/rel_29/or1200/rtl/verilog/or1200_dc_ram.v