OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_7/] [or1200/] [rtl/] [verilog/] [or1200_spram_2048x8.v] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5586d 13h /or1k/tags/rel_7/or1200/rtl/verilog/or1200_spram_2048x8.v
1080 This commit was manufactured by cvs2svn to create tag 'rel_7'. 7911d 20h /or1k/tags/rel_7/or1200/rtl/verilog/or1200_spram_2048x8.v
1063 Added BIST scan. Special VS RAMs need to be used to implement BIST. lampret 7922d 16h /or1k/tags/rel_7/or1200/rtl/verilog/or1200_spram_2048x8.v
504 New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs. lampret 8210d 04h /or1k/tags/rel_7/or1200/rtl/verilog/or1200_spram_2048x8.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.