OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0/] [or1ksim/] [peripheral/] [mc.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5577d 06h /or1k/tags/stable_0_1_0/or1ksim/peripheral/mc.c
1357 This commit was manufactured by cvs2svn to create tag 'stable_0_1_0'. 7065d 18h /or1k/tags/stable_0_1_0/or1ksim/peripheral/mc.c
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7065d 18h /or1k/tags/stable_0_1_0/or1ksim/peripheral/mc.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7067d 11h /or1k/tags/stable_0_1_0/or1ksim/peripheral/mc.c
1308 Gyorgy Jeney: extensive cleanup phoenix 7272d 05h /or1k/tags/stable_0_1_0/or1ksim/peripheral/mc.c
997 PRINTF should be used instead of printf; command redirection repaired markom 7968d 20h /or1k/tags/stable_0_1_0/or1ksim/peripheral/mc.c
970 Testbench is now running on ORP architecture platform. simons 7976d 07h /or1k/tags/stable_0_1_0/or1ksim/peripheral/mc.c
804 memory regions can now overlap with MC -- not according to MC spec markom 8104d 15h /or1k/tags/stable_0_1_0/or1ksim/peripheral/mc.c
742 Added status info dump. ivang 8129d 17h /or1k/tags/stable_0_1_0/or1ksim/peripheral/mc.c
545 Fixed mc_read_word() bug! ivang 8195d 11h /or1k/tags/stable_0_1_0/or1ksim/peripheral/mc.c
543 Memory controller fixed. simons 8195d 14h /or1k/tags/stable_0_1_0/or1ksim/peripheral/mc.c
539 Missing parts added. simons 8195d 18h /or1k/tags/stable_0_1_0/or1ksim/peripheral/mc.c
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8250d 17h /or1k/tags/stable_0_1_0/or1ksim/peripheral/mc.c
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8262d 18h /or1k/tags/stable_0_1_0/or1ksim/peripheral/mc.c
239 added enviroment configuration script parser markom 8270d 19h /or1k/tags/stable_0_1_0/or1ksim/peripheral/mc.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.