OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0/] [or1ksim/] [testbench/] [Makefile.in] - Rev 1780

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5587d 00h /or1k/tags/stable_0_1_0/or1ksim/testbench/Makefile.in
1357 This commit was manufactured by cvs2svn to create tag 'stable_0_1_0'. 7075d 13h /or1k/tags/stable_0_1_0/or1ksim/testbench/Makefile.in
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7075d 13h /or1k/tags/stable_0_1_0/or1ksim/testbench/Makefile.in
1272 aclocal, autoconf and automake dependency problem solved (so it doesn't do automatic update of aclocal, configure and Makefile.in files) jurem 7387d 10h /or1k/tags/stable_0_1_0/or1ksim/testbench/Makefile.in
1266 Fixed CCAS & CCASFLAGS, now works jurem 7394d 12h /or1k/tags/stable_0_1_0/or1ksim/testbench/Makefile.in
1264 CCAS added to configure.in, CCASCOMPILE changed in Makefile.in jurem 7397d 09h /or1k/tags/stable_0_1_0/or1ksim/testbench/Makefile.in
1249 Downgrading back to automake-1.4 lampret 7447d 00h /or1k/tags/stable_0_1_0/or1ksim/testbench/Makefile.in
970 Testbench is now running on ORP architecture platform. simons 7986d 01h /or1k/tags/stable_0_1_0/or1ksim/testbench/Makefile.in
889 Modified Ethernet model. ivang 8020d 05h /or1k/tags/stable_0_1_0/or1ksim/testbench/Makefile.in
802 Cache and tick timer tests fixed. simons 8118d 14h /or1k/tags/stable_0_1_0/or1ksim/testbench/Makefile.in
664 very simple PS/2 keyboard model with associated test added markom 8170d 12h /or1k/tags/stable_0_1_0/or1ksim/testbench/Makefile.in
645 simple frame buffer peripheral with test added markom 8177d 14h /or1k/tags/stable_0_1_0/or1ksim/testbench/Makefile.in
621 Cache test works on hardware. simons 8185d 13h /or1k/tags/stable_0_1_0/or1ksim/testbench/Makefile.in
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8188d 08h /or1k/tags/stable_0_1_0/or1ksim/testbench/Makefile.in
604 mul test repaired - signed multiplication; obsolete pic test removed; make check pass markom 8192d 12h /or1k/tags/stable_0_1_0/or1ksim/testbench/Makefile.in
576 some risc test added markom 8198d 09h /or1k/tags/stable_0_1_0/or1ksim/testbench/Makefile.in
574 fixed some tests to work markom 8198d 13h /or1k/tags/stable_0_1_0/or1ksim/testbench/Makefile.in
538 memory width increased to 32bit; new memory test mem_test added - simple big endian test markom 8205d 13h /or1k/tags/stable_0_1_0/or1ksim/testbench/Makefile.in
516 except test files renamed markom 8209d 12h /or1k/tags/stable_0_1_0/or1ksim/testbench/Makefile.in
493 --enable-opt switch added to testbench configure markom 8223d 13h /or1k/tags/stable_0_1_0/or1ksim/testbench/Makefile.in

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.