OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0/] [or1ksim/] [testbench/] [mc_dram.c] - Rev 1780

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5587d 01h /or1k/tags/stable_0_1_0/or1ksim/testbench/mc_dram.c
1357 This commit was manufactured by cvs2svn to create tag 'stable_0_1_0'. 7075d 13h /or1k/tags/stable_0_1_0/or1ksim/testbench/mc_dram.c
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7075d 13h /or1k/tags/stable_0_1_0/or1ksim/testbench/mc_dram.c
1024 Mess with printf/PRINTF fixed. Ethernet test changed to support latest changes. simons 7966d 12h /or1k/tags/stable_0_1_0/or1ksim/testbench/mc_dram.c
997 PRINTF should be used instead of printf; command redirection repaired markom 7978d 15h /or1k/tags/stable_0_1_0/or1ksim/testbench/mc_dram.c
552 Added option to read configuration from MC.
Fixed bugs in address calculation.
ivang 8204d 07h /or1k/tags/stable_0_1_0/or1ksim/testbench/mc_dram.c
544 Added GPIO output for progress indication for FPGA simulation. ivang 8205d 08h /or1k/tags/stable_0_1_0/or1ksim/testbench/mc_dram.c
454 MC Tests. ivang 8230d 10h /or1k/tags/stable_0_1_0/or1ksim/testbench/mc_dram.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.