OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [insight/] [opcodes/] [or32.c] - Rev 1780

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5583d 21h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/or32.c
1572 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc1'. 6858d 03h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/or32.c
1557 Fix most warnings issued by gcc4 nogj 6866d 10h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/or32.c
1554 fixed l.maci encoding phoenix 6883d 21h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/or32.c
1475 l.rfe does not have a delay slot. Don't mark it as such. nogj 6997d 00h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/or32.c
1452 Implement a dynamic recompiler to speed up the execution nogj 7024d 03h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/or32.c
1440 Reclasify l.trap and l.sys to be an exception instruction nogj 7024d 03h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/or32.c
1384 Fix the parameters to the l.ff1/l.maci instructions nogj 7039d 07h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/or32.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7074d 02h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/or32.c
1346 Remove the global op structure nogj 7087d 05h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/or32.c
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.		 nogj 7087d 06h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/or32.c
1341 Mark wich operand is the destination operand in the architechture definition nogj 7087d 06h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/or32.c
1338 l.ff1 instruction added andreje 7103d 04h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/or32.c
1309 removed includes phoenix 7275d 23h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/or32.c
1308 Gyorgy Jeney: extensive cleanup phoenix 7278d 20h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/or32.c
1295 Updated instruction set descriptions. Changed FP instructions encoding. lampret 7300d 20h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/or32.c
1286 Changed desciption of the l.cust5 insns lampret 7349d 23h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/or32.c
1285 Changed desciption of the l.cust5 insns lampret 7349d 23h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/or32.c
1169 Added support for l.addc instruction. csanchez 7663d 00h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/or32.c
1114 Added cvs log keywords lampret 7817d 15h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/or32.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.