OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [cpu/] [common/] [abstract.h] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5702d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/common/abstract.h
1572 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc1'. 6976d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/common/abstract.h
1556 Create an 8-bit program load function to be able to load an unaligned section nogj 6984d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/common/abstract.h
1549 Spelling fixes nogj 7046d 06h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/common/abstract.h
1539 Speed up the dmmu nogj 7046d 19h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/common/abstract.h
1538 Speed up the immu nogj 7046d 19h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/common/abstract.h
1525 Rename ADDR_PAGE to IADDR_PAGE nogj 7051d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/common/abstract.h
1487 Remove useless *breakpoint argument from the {set,eval}_direct* functions nogj 7089d 18h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/common/abstract.h
1486 * Seporate out the code used for handling the memory peripheral to peripheral/memory.c
* Mostly decouple the memory controller from the internals of the memory handling.
* Rewrite memory handling to be more linear and thus much faster.
* Issue a bus error on read/write with invalid granularity.
nogj 7094d 15h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/common/abstract.h
1483 Remove fixed pagesize limitation from the recompiler nogj 7115d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/common/abstract.h
1452 Implement a dynamic recompiler to speed up the execution nogj 7142d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/common/abstract.h
1446 Cosmetic fixes nogj 7142d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/common/abstract.h
1398 Correct incorrect calls to eval_direct8 nogj 7142d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/common/abstract.h
1359 Pass private data in readfunc/writefunc callbacks nogj 7183d 05h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/common/abstract.h
1352 Optimise execution history tracking nogj 7192d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/common/abstract.h
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7192d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/common/abstract.h
1346 Remove the global op structure nogj 7205d 12h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/common/abstract.h
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7205d 12h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/common/abstract.h
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7309d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/common/abstract.h
1308 Gyorgy Jeney: extensive cleanup phoenix 7397d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/common/abstract.h

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.