OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [testbench/] [support/] [Makefile.in] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5588d 16h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/support/Makefile.in
1572 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc1'. 6862d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/support/Makefile.in
1272 aclocal, autoconf and automake dependency problem solved (so it doesn't do automatic update of aclocal, configure and Makefile.in files) jurem 7389d 01h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/support/Makefile.in
889 Modified Ethernet model. ivang 8021d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/support/Makefile.in
493 --enable-opt switch added to testbench configure markom 8225d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/support/Makefile.in
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8227d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/support/Makefile.in
385 check testbench now modified to work with new report output markom 8249d 01h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/support/Makefile.in
381 number display is more strict with 0x prefix with hex numbers markom 8249d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/support/Makefile.in
376 int.c and int.h are general enough and should be useful for other tests beside uos markom 8249d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/support/Makefile.in
308 testbench now has make check markom 8268d 01h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/support/Makefile.in
226 added missing support files markom 8283d 01h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/support/Makefile.in

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.