OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [cache/] [Makefile.in] - Rev 1780

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5584d 14h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/Makefile.in
1611 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc2'. 6785d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/Makefile.in
1576 configure updates phoenix 6843d 14h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/Makefile.in
1376 aclocal && autoconf && automake phoenix 7059d 01h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/Makefile.in
1249 Downgrading back to automake-1.4 lampret 7444d 14h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/Makefile.in
1099 cvs bug fixed markom 7874d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/Makefile.in
970 Testbench is now running on ORP architecture platform. simons 7983d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/Makefile.in
876 Beta release of ATA simulation rherveille 8027d 15h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/Makefile.in
517 some performance optimizations markom 8206d 23h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/Makefile.in
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8279d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/Makefile.in
84 Update. lampret 8485d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/Makefile.in
18 or16 added, or1k renamed to or32. lampret 8818d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/Makefile.in
13 Rebuild of the generated files. jrydberg 8878d 21h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/Makefile.in
7 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.		 jrydberg 8878d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/Makefile.in

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.