URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [cpu/] [or32/] [insnset.c] - Rev 1780

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
1765		root	5599d 11h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or32/insnset.c
1611	This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc2'.		6799d 21h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or32/insnset.c
1557	Fix most warnings issued by gcc4	nogj	6882d 01h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or32/insnset.c
1537	Remove old spr logging code. Use `-d +spr' to get spr access logged to stderr	nogj	6944d 04h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or32/insnset.c
1513	Remove the flag global	nogj	6948d 22h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or32/insnset.c
1508	Remove m{f,t}spr calls where we can access the spr directly	nogj	6948d 22h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or32/insnset.c
1506	* Remove very slow {set,test}sprbit{,s} functions. * Remove uses of getsprbits in time critical functions.	nogj	6948d 22h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or32/insnset.c
1471	Rewrite the interactive mode handling to also work in the recompiler	nogj	7039d 18h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or32/insnset.c
1438	NOP_REPORT should report numbers in hex not decimal	nogj	7039d 18h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or32/insnset.c
1432	Collect most of the cpu state variables in a structure (cpu_state)	nogj	7039d 18h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or32/insnset.c
1386	Rework exception handling	nogj	7045d 22h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or32/insnset.c
1375	Remove FAST_SIM, it nolonger provides a speed up	nogj	7080d 13h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or32/insnset.c
1350	Mark a simulated cpu address as such, by introducing the new oraddr_t type	nogj	7089d 16h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or32/insnset.c
1344	* Avoid doing a store in every instruction executed by storeing the instruction function unit in or32_opcodes	nogj	7102d 20h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or32/insnset.c
1343	* Fix warnings in insnset.c and execute.c	nogj	7102d 20h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or32/insnset.c
1342	* Fix generate.c to produce a execgen.c with less warnings. * Fix the --enable-simple configure option.	nogj	7102d 20h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or32/insnset.c
1338	l.ff1 instruction added	andreje	7118d 18h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or32/insnset.c
1321	some tests rely on exit(0) as a last std output text to pass	phoenix	7204d 11h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or32/insnset.c
1319	cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections.	phoenix	7206d 11h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or32/insnset.c
1308	Gyorgy Jeney: extensive cleanup	phoenix	7294d 11h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or32/insnset.c

1 2 Next >

Show All

Browse

Tools

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [cpu/] [or32/] [insnset.c] - Rev 1780

Filtering Options