OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [peripheral/] [ethernet_i.h] - Rev 1780

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5582d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/ethernet_i.h
1611 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc2'. 6782d 15h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/ethernet_i.h
1461 Add an optional `enabled' paramter to every peripheral nogj 7022d 12h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/ethernet_i.h
1372 Cleanup ethernet peripheral, useing the new callbacks nogj 7063d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/ethernet_i.h
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7072d 11h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/ethernet_i.h
1323 Adrian Wise: or1ksim bugfix & Solaris build phoenix 7184d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/ethernet_i.h
1244 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.		 hpanther 7444d 14h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/ethernet_i.h
1146 cygwin fix phoenix 7742d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/ethernet_i.h
889 Modified Ethernet model. ivang 8015d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/ethernet_i.h
867 ifdefs changed to ifs, to exclude ethernet_i header file markom 8054d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/ethernet_i.h
849 eth phy is now optional and disabled by default, use --enable-ethphy to enable it markom 8075d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/ethernet_i.h
744 Some changes and fixes. simons 8132d 09h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/ethernet_i.h
702 Initial coding of ethernet simulator model finished. ivang 8150d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/ethernet_i.h
695 Modifications and additions for finished ethernet core. ivang 8157d 15h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/ethernet_i.h
418 Renamed ethernet's RX_BD_NUM to TX_BD_NUM (following change in original files) erez 8230d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/ethernet_i.h
406 Renamed ethernet's RX_BD_ADR to RX_BD_NUM erez 8234d 18h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/ethernet_i.h
346 Improved Ethernet simulation erez 8255d 15h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/ethernet_i.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.