OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [testbench/] [mmu.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5616d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/mmu.c
1611 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc2'. 6817d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/mmu.c
1446 Cosmetic fixes nogj 7056d 23h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/mmu.c
1024 Mess with printf/PRINTF fixed. Ethernet test changed to support latest changes. simons 7996d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/mmu.c
997 PRINTF should be used instead of printf; command redirection repaired markom 8008d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/mmu.c
970 Testbench is now running on ORP architecture platform. simons 8015d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/mmu.c
957 Flash at 0x04000000 RAM at 0x00000000. Only MMU test works. simons 8017d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/mmu.c
639 MMU cache inhibit bit test added. simons 8210d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/mmu.c
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8223d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/mmu.c
509 unused var warning corrected markom 8240d 01h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/mmu.c
480 RTL_SIM define added for shorter simulation runtime. simons 8255d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/mmu.c
466 EEAR is used for determing ITLB miss and IPF page address. simons 8255d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/mmu.c
457 Page size set to 8192. simons 8259d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/mmu.c
448 Permission test added. simons 8261d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/mmu.c
417 ITLB test tested on simulator. simons 8265d 15h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/mmu.c
415 DTLB test tested on simulator. simons 8266d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/mmu.c
413 some section changes markom 8267d 01h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/mmu.c
412 *** empty log message *** simons 8267d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/mmu.c
410 MMU test added. simons 8267d 23h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/mmu.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.