OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] [or1ksim/] [peripheral/] [channels/] [channel.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5602d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/peripheral/channels/channel.c
1648 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc3'. 6749d 20h /or1k/tags/stable_0_2_0_rc3/or1ksim/peripheral/channels/channel.c
1646 This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'. 6749d 20h /or1k/tags/stable_0_2_0_rc3/or1ksim/peripheral/channels/channel.c
1549 Spelling fixes nogj 6946d 20h /or1k/tags/stable_0_2_0_rc3/or1ksim/peripheral/channels/channel.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7092d 22h /or1k/tags/stable_0_2_0_rc3/or1ksim/peripheral/channels/channel.c
1244 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.		 hpanther 7465d 01h /or1k/tags/stable_0_2_0_rc3/or1ksim/peripheral/channels/channel.c
1127 Added ability to map I/O from simulated UARTs to physical serial ports
on the host running the simulator.		 sfurman 7775d 14h /or1k/tags/stable_0_2_0_rc3/or1ksim/peripheral/channels/channel.c
1118 1) Fix the "channels:xterm" feature so that it functions on linux.
The existing implementation relies on SysV STREAMS behavior that
Linux does not possess.

2) Allow arguments to be passed to the xterm from the sim.cfg file,
e.g. to set the window dimensions or fonts.

3) Add the ability for a program to interact with the simulator UART
through a TCP socket.		 sfurman 7805d 16h /or1k/tags/stable_0_2_0_rc3/or1ksim/peripheral/channels/channel.c
1070 Channels (fd,file,xterm) first import rprescott 7930d 22h /or1k/tags/stable_0_2_0_rc3/or1ksim/peripheral/channels/channel.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.