OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] [or1ksim/] [testbench/] [acv_uart.cfg] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5562d 06h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/acv_uart.cfg
1648 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc3'. 6709d 09h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/acv_uart.cfg
1646 This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'. 6709d 09h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/acv_uart.cfg
1523 Bring config files up-to-date with recent changes nogj 6911d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/acv_uart.cfg
1424 Update the config files for the tests to the new format nogj 7002d 12h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/acv_uart.cfg
1048 breakpoint can be set on labels markom 7933d 14h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/acv_uart.cfg
690 update markom 8137d 21h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/acv_uart.cfg
551 fsim runs 4 times faster than sim markom 8179d 13h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/acv_uart.cfg
541 lot of new parameters concerning memory delays added; bpb parameter moved from cpu to new bpb section; UPDATE YOUR .CFG FILES! markom 8180d 15h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/acv_uart.cfg
532 removed stats 6 command, handling SLP; function profiling is supported by profiler; subroutine level parallelism is not covered yet, but should be done in profiler markom 8181d 20h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/acv_uart.cfg
478 Started adding acv_gpio testbench erez 8200d 14h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/acv_uart.cfg
427 memory_table status output; some bugs fixed in configuration loading markom 8208d 15h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/acv_uart.cfg
424 memory configuration file joined into .cfg file; *mem.cfg are obsolete; read-only and write-only memory is supported; memory logging is not yet supported; update of testbench - only cache test fails, since it writes to RO memory markom 8208d 18h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/acv_uart.cfg
423 changed break behaviour and interrupt pending; interrupt line chabnged to 15; sync bug in mode switch markom 8209d 13h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/acv_uart.cfg
419 Added config parameter vapi.log_device_id erez 8210d 07h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/acv_uart.cfg
409 some minor changes to or1ksim; Testbench except.s modified. Interrupt test almost finished for uart ACV. markom 8213d 19h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/acv_uart.cfg
395 removed obsolete dependency and history from cpu section markom 8221d 20h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/acv_uart.cfg
380 all tests pass check markom 8222d 18h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/acv_uart.cfg
371 steps toward joining or32.c and opcode/or32.h of or1ksim and gdb; decode.c moved to or32.c markom 8223d 18h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/acv_uart.cfg
361 set config command added; config struct has been divided into two structs - config and runtime; -f option allows multiple config scripts markom 8228d 20h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/acv_uart.cfg

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.