OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] [or1ksim/] [testbench/] [except_mc.S] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5562d 07h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/except_mc.S
1648 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc3'. 6709d 10h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/except_mc.S
1646 This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'. 6709d 10h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/except_mc.S
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8169d 07h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/except_mc.S
475 l.jalr r9 is not used any more. simons 8200d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/except_mc.S
453 Also performs mc initialization. ivang 8205d 16h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/except_mc.S

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.