OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [tn_m001/] [or1ksim/] [cache/] [Makefile.in] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5596d 16h /or1k/tags/tn_m001/or1ksim/cache/Makefile.in
861 This commit was manufactured by cvs2svn to create tag 'tn_m001'. 8079d 16h /or1k/tags/tn_m001/or1ksim/cache/Makefile.in
517 some performance optimizations markom 8219d 01h /or1k/tags/tn_m001/or1ksim/cache/Makefile.in
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8291d 04h /or1k/tags/tn_m001/or1ksim/cache/Makefile.in
84 Update. lampret 8497d 01h /or1k/tags/tn_m001/or1ksim/cache/Makefile.in
18 or16 added, or1k renamed to or32. lampret 8830d 07h /or1k/tags/tn_m001/or1ksim/cache/Makefile.in
13 Rebuild of the generated files. jrydberg 8890d 23h /or1k/tags/tn_m001/or1ksim/cache/Makefile.in
7 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.
jrydberg 8890d 23h /or1k/tags/tn_m001/or1ksim/cache/Makefile.in

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.