OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [tn_m001/] [or1ksim/] [debug/] [debug_unit.c] - Rev 1782

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5612d 14h /or1k/tags/tn_m001/or1ksim/debug/debug_unit.c
861 This commit was manufactured by cvs2svn to create tag 'tn_m001'. 8095d 15h /or1k/tags/tn_m001/or1ksim/debug/debug_unit.c
693 exception info is outputted only in verbose mode markom 8188d 05h /or1k/tags/tn_m001/or1ksim/debug/debug_unit.c
643 Quick bug fix. ivang 8204d 00h /or1k/tags/tn_m001/or1ksim/debug/debug_unit.c
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8204d 00h /or1k/tags/tn_m001/or1ksim/debug/debug_unit.c
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8219d 14h /or1k/tags/tn_m001/or1ksim/debug/debug_unit.c
587 gdb messages disabled markom 8221d 22h /or1k/tags/tn_m001/or1ksim/debug/debug_unit.c
494 trace.h removed; removed absolete trace_fd code - use exe_log instead markom 8249d 00h /or1k/tags/tn_m001/or1ksim/debug/debug_unit.c
485 gdb.h moved to debug dir; except.ld renamed to default.ld markom 8250d 06h /or1k/tags/tn_m001/or1ksim/debug/debug_unit.c
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8250d 23h /or1k/tags/tn_m001/or1ksim/debug/debug_unit.c
378 cleanup in testbench; pc divided into ppc and npc markom 8273d 05h /or1k/tags/tn_m001/or1ksim/debug/debug_unit.c
269 added labels; corrected false if clause, preventing to fill iqueue markom 8295d 06h /or1k/tags/tn_m001/or1ksim/debug/debug_unit.c
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8307d 02h /or1k/tags/tn_m001/or1ksim/debug/debug_unit.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.