OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [tn_m001/] [or1ksim/] [mmu/] [immu.c] - Rev 1778

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5587d 12h /or1k/tags/tn_m001/or1ksim/mmu/immu.c
861 This commit was manufactured by cvs2svn to create tag 'tn_m001'. 8070d 12h /or1k/tags/tn_m001/or1ksim/mmu/immu.c
713 lot of small minor improvements: code documented, cleaned; runs at about same speed when not actually logging, but exe_log is enabled; raw_stats now run only with simple execution - enable RAW_USAGE_STATS macro markom 8151d 01h /or1k/tags/tn_m001/or1ksim/mmu/immu.c
638 TLBTR CI bit is now working properly. simons 8181d 14h /or1k/tags/tn_m001/or1ksim/mmu/immu.c
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8194d 12h /or1k/tags/tn_m001/or1ksim/mmu/immu.c
541 lot of new parameters concerning memory delays added; bpb parameter moved from cpu to new bpb section; UPDATE YOUR .CFG FILES! markom 8205d 22h /or1k/tags/tn_m001/or1ksim/mmu/immu.c
535 stats is updated; statical single stats removed; t command output cleaned, added time output; cycles is moved to instructions; cycles now count time markom 8206d 20h /or1k/tags/tn_m001/or1ksim/mmu/immu.c
456 Page size bug fixed. simons 8230d 16h /or1k/tags/tn_m001/or1ksim/mmu/immu.c
446 ITLBMR register bit fields set in order. simons 8232d 02h /or1k/tags/tn_m001/or1ksim/mmu/immu.c
430 dpfault and ipfault exceptions implemented markom 8233d 20h /or1k/tags/tn_m001/or1ksim/mmu/immu.c
429 cache configuration added markom 8233d 20h /or1k/tags/tn_m001/or1ksim/mmu/immu.c
425 immu and dmmu configurations added markom 8233d 22h /or1k/tags/tn_m001/or1ksim/mmu/immu.c
416 IMMU bugs fixed. simons 8236d 11h /or1k/tags/tn_m001/or1ksim/mmu/immu.c
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8260d 23h /or1k/tags/tn_m001/or1ksim/mmu/immu.c
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed		 markom 8358d 20h /or1k/tags/tn_m001/or1ksim/mmu/immu.c
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8441d 06h /or1k/tags/tn_m001/or1ksim/mmu/immu.c
74 Same as DMMU. lampret 8648d 03h /or1k/tags/tn_m001/or1ksim/mmu/immu.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.