URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_spram_128x32.v] - Rev 1765

Rev	Log message	Author	Age	Path
1765		root	5696d 21h	/or1k/trunk/or1200/rtl/verilog/or1200_spram_128x32.v
1582	Added support for RAMB16 Xilinx4/Spartan3 primitives	jcastillo	6935d 08h	/or1k/trunk/or1200/rtl/verilog/or1200_spram_128x32.v
1291	Changed behavior of the simulation generic models	lampret	7433d 01h	/or1k/trunk/or1200/rtl/verilog/or1200_spram_128x32.v
1273	Add support for 512B instruction cache.	simont	7494d 08h	/or1k/trunk/or1200/rtl/verilog/or1200_spram_128x32.v