OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_tt.v] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5732d 01h /or1k/trunk/or1200/rtl/verilog/or1200_tt.v
1293 Non-functional changes. Coding style fixes. lampret 7468d 05h /or1k/trunk/or1200/rtl/verilog/or1200_tt.v
788 Some of the warnings fixed. lampret 8270d 08h /or1k/trunk/or1200/rtl/verilog/or1200_tt.v
663 No longer using async rst as sync reset for the counter. lampret 8315d 22h /or1k/trunk/or1200/rtl/verilog/or1200_tt.v
617 Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways. lampret 8330d 22h /or1k/trunk/or1200/rtl/verilog/or1200_tt.v
504 New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs. lampret 8355d 15h /or1k/trunk/or1200/rtl/verilog/or1200_tt.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.