URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_wb_biu.v] - Rev 1781

Rev	Log message	Author	Age	Path
1765		root	5741d 14h	/or1k/trunk/or1200/rtl/verilog/or1200_wb_biu.v
1267	Merged branch_qmem into main tree.	lampret	7542d 04h	/or1k/trunk/or1200/rtl/verilog/or1200_wb_biu.v
1140	Fixed OR1200_CLKDIV_x_SUPPORTED defines. Fixed order of ifdefs.	lampret	7905d 15h	/or1k/trunk/or1200/rtl/verilog/or1200_wb_biu.v
1104	Added optional support for WB B3 specification (xwb_cti_o, xwb_bte_o). Made xwb_cab_o optional.	lampret	8026d 03h	/or1k/trunk/or1200/rtl/verilog/or1200_wb_biu.v
1054	Fixed a combinational loop.	lampret	8109d 09h	/or1k/trunk/or1200/rtl/verilog/or1200_wb_biu.v
943	Added optional retry counter for wb_rty_i. Added graceful termination for aborted transfers.	lampret	8144d 07h	/or1k/trunk/or1200/rtl/verilog/or1200_wb_biu.v
895	Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized.	lampret	8172d 14h	/or1k/trunk/or1200/rtl/verilog/or1200_wb_biu.v
504	New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.	lampret	8365d 04h	/or1k/trunk/or1200/rtl/verilog/or1200_wb_biu.v