OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [cpu/] [common/] [labels.h] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5738d 12h /or1k/trunk/or1ksim/cpu/common/labels.h
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.
jeremybennett 5887d 17h /or1k/trunk/or1ksim/cpu/common/labels.h
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7228d 17h /or1k/trunk/or1ksim/cpu/common/labels.h
1308 Gyorgy Jeney: extensive cleanup phoenix 7433d 11h /or1k/trunk/or1ksim/cpu/common/labels.h
1049 Added "breaks" command that prints all set breakpoints. ivang 8108d 18h /or1k/trunk/or1ksim/cpu/common/labels.h
557 some optimizations; fsim running at 2MIPS; pm section added to config; configure bug fixed markom 8355d 00h /or1k/trunk/or1ksim/cpu/common/labels.h
269 added labels; corrected false if clause, preventing to fill iqueue markom 8421d 03h /or1k/trunk/or1ksim/cpu/common/labels.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.