OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [cpu/] [or1k/] [sprs.c] - Rev 1780

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5717d 23h /or1k/trunk/or1ksim/cpu/or1k/sprs.c
1756 Changes for Or1kim 0.3.0rc3. A number of bugs fixed and small urgent features added. This is the final RC before 0.3.0. jeremybennett 5732d 05h /or1k/trunk/or1ksim/cpu/or1k/sprs.c
1751 These are the changes to support Or1ksim 0.3.0rc2. Most significantly they provide GDB RSP support. They also fix 5 outstanding bugs and satisfy one new feature request. jeremybennett 5837d 09h /or1k/trunk/or1ksim/cpu/or1k/sprs.c
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.		 jeremybennett 5867d 05h /or1k/trunk/or1ksim/cpu/or1k/sprs.c
1715 Add the capability to the pic to simulate a level or edge triggered pic. Add
a clear_interrupt() function that the peripherals need to use to signal that
they negated their interrupt line.		 nogj 6864d 02h /or1k/trunk/or1ksim/cpu/or1k/sprs.c
1652 Avoid division and multiplication as far as possible (they are slow) nogj 6864d 03h /or1k/trunk/or1ksim/cpu/or1k/sprs.c
1579 Add missing break; statements nogj 6976d 11h /or1k/trunk/or1ksim/cpu/or1k/sprs.c
1557 Fix most warnings issued by gcc4 nogj 7000d 13h /or1k/trunk/or1ksim/cpu/or1k/sprs.c
1551 Remove the pcprev global nogj 7062d 02h /or1k/trunk/or1ksim/cpu/or1k/sprs.c
1550 * prototype() -> prototype(void) where appropriate.
* Use `static' where it can be used.		 nogj 7062d 02h /or1k/trunk/or1ksim/cpu/or1k/sprs.c
1549 Spelling fixes nogj 7062d 02h /or1k/trunk/or1ksim/cpu/or1k/sprs.c
1540 * Breakup the tick_job function into smaller ones.
* Fix lots of conner cases.
* Add tests for the tick timer.		 nogj 7062d 02h /or1k/trunk/or1ksim/cpu/or1k/sprs.c
1532 Add pretty spr dumping code nogj 7066d 02h /or1k/trunk/or1ksim/cpu/or1k/sprs.c
1531 Remove non-trigerable out-of-range checks nogj 7066d 02h /or1k/trunk/or1ksim/cpu/or1k/sprs.c
1529 * The effective address as written to the I/DCBPR registers needs to be translated by the respective mmu.
* Don't treat any values as special in the handling of DCPBR, DCBFR, DCBIR, ICBPR and ICBIR.		 nogj 7067d 04h /or1k/trunk/or1ksim/cpu/or1k/sprs.c
1513 Remove the flag global nogj 7067d 11h /or1k/trunk/or1ksim/cpu/or1k/sprs.c
1508 Remove m{f,t}spr calls where we can access the spr directly nogj 7067d 11h /or1k/trunk/or1ksim/cpu/or1k/sprs.c
1486 * Seporate out the code used for handling the memory peripheral to peripheral/memory.c
* Mostly decouple the memory controller from the internals of the memory handling.
* Rewrite memory handling to be more linear and thus much faster.
* Issue a bus error on read/write with invalid granularity.		 nogj 7110d 11h /or1k/trunk/or1ksim/cpu/or1k/sprs.c
1471 Rewrite the interactive mode handling to also work in the recompiler nogj 7158d 06h /or1k/trunk/or1ksim/cpu/or1k/sprs.c
1452 Implement a dynamic recompiler to speed up the execution nogj 7158d 06h /or1k/trunk/or1ksim/cpu/or1k/sprs.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.