OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [cpu/] [or32/] [insnset.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5777d 10h /or1k/trunk/or1ksim/cpu/or32/insnset.c
1756 Changes for Or1kim 0.3.0rc3. A number of bugs fixed and small urgent features added. This is the final RC before 0.3.0. jeremybennett 5791d 15h /or1k/trunk/or1ksim/cpu/or32/insnset.c
1751 These are the changes to support Or1ksim 0.3.0rc2. Most significantly they provide GDB RSP support. They also fix 5 outstanding bugs and satisfy one new feature request. jeremybennett 5896d 19h /or1k/trunk/or1ksim/cpu/or32/insnset.c
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.
jeremybennett 5926d 15h /or1k/trunk/or1ksim/cpu/or32/insnset.c
1744 Changes to bring behavior into line with the current OpenRISC 1000 specification and support GDB 6.8. A couple of small bugs with handling xterms and opening the remote debug channel are also fixed. Header files have been added to sources in Makefile.am files where they are missing, so that "make tags" will include them. Makefile.in files have been regenerated due to these changes. jeremybennett 5963d 14h /or1k/trunk/or1ksim/cpu/or32/insnset.c
1651 Remove usesless (that give zero information) calls to debug(). nogj 6923d 13h /or1k/trunk/or1ksim/cpu/or32/insnset.c
1557 Fix most warnings issued by gcc4 nogj 7060d 00h /or1k/trunk/or1ksim/cpu/or32/insnset.c
1537 Remove old spr logging code. Use `-d +spr' to get spr access logged to stderr nogj 7122d 02h /or1k/trunk/or1ksim/cpu/or32/insnset.c
1513 Remove the flag global nogj 7126d 21h /or1k/trunk/or1ksim/cpu/or32/insnset.c
1508 Remove m{f,t}spr calls where we can access the spr directly nogj 7126d 21h /or1k/trunk/or1ksim/cpu/or32/insnset.c
1506 * Remove very slow {set,test}sprbit{,s} functions.
* Remove uses of getsprbits in time critical functions.
nogj 7126d 21h /or1k/trunk/or1ksim/cpu/or32/insnset.c
1471 Rewrite the interactive mode handling to also work in the recompiler nogj 7217d 16h /or1k/trunk/or1ksim/cpu/or32/insnset.c
1438 NOP_REPORT should report numbers in hex not decimal nogj 7217d 16h /or1k/trunk/or1ksim/cpu/or32/insnset.c
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 7217d 16h /or1k/trunk/or1ksim/cpu/or32/insnset.c
1386 Rework exception handling nogj 7223d 20h /or1k/trunk/or1ksim/cpu/or32/insnset.c
1375 Remove FAST_SIM, it nolonger provides a speed up nogj 7258d 11h /or1k/trunk/or1ksim/cpu/or32/insnset.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7267d 15h /or1k/trunk/or1ksim/cpu/or32/insnset.c
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7280d 19h /or1k/trunk/or1ksim/cpu/or32/insnset.c
1343 * Fix warnings in insnset.c and execute.c nogj 7280d 19h /or1k/trunk/or1ksim/cpu/or32/insnset.c
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.
nogj 7280d 19h /or1k/trunk/or1ksim/cpu/or32/insnset.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.