URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [mmu/] [dmmu.h] - Rev 1773

Rev	Log message	Author	Age	Path
1765		root	5731d 14h	/or1k/trunk/or1ksim/mmu/dmmu.h
1748	These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes are explained in the NEWS, README and ChangeLog files. A number of long-standing bugs are fixed (see the OpenRISC tracker), and the code is brought up to a consistent standard, following the GNU coding conventions throughout. Argument parsing now uses argtable2, and a User Guide has been added. Documentation throughout has been extended to be compatible with Doxygen, providing a further level of technical detail on the internals.	jeremybennett	5880d 19h	/or1k/trunk/or1ksim/mmu/dmmu.h
1718	Move the dmmu config out of the global config struct	nogj	6877d 16h	/or1k/trunk/or1ksim/mmu/dmmu.h
1539	Speed up the dmmu	nogj	7076d 06h	/or1k/trunk/or1ksim/mmu/dmmu.h
1350	Mark a simulated cpu address as such, by introducing the new oraddr_t type	nogj	7221d 19h	/or1k/trunk/or1ksim/mmu/dmmu.h
1308	Gyorgy Jeney: extensive cleanup	phoenix	7426d 14h	/or1k/trunk/or1ksim/mmu/dmmu.h
430	dpfault and ipfault exceptions implemented	markom	8377d 22h	/or1k/trunk/or1ksim/mmu/dmmu.h
425	immu and dmmu configurations added	markom	8378d 00h	/or1k/trunk/or1ksim/mmu/dmmu.h
204	Added function prototypes to stop gcc from complaining	erez	8460d 00h	/or1k/trunk/or1ksim/mmu/dmmu.h
62	OR1K DMMU model.	lampret	8804d 05h	/or1k/trunk/or1ksim/mmu/dmmu.h
6	Just a regular update with exception of cache simulation. MMU simulation still under development.	lampret	9026d 15h	/or1k/trunk/or1ksim/mmu/dmmu.h