OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [peripheral/] [Makefile.am] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5898d 19h /or1k/trunk/or1ksim/peripheral/Makefile.am
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.
jeremybennett 6048d 00h /or1k/trunk/or1ksim/peripheral/Makefile.am
1745 These are the changes to allow or1ksim to build as a library as well as a standalone simulator. The concept of a "generic" peripheral is added, which will commuicate with an external model via upcalls. jeremybennett 6084d 00h /or1k/trunk/or1ksim/peripheral/Makefile.am
1744 Changes to bring behavior into line with the current OpenRISC 1000 specification and support GDB 6.8. A couple of small bugs with handling xterms and opening the remote debug channel are also fixed. Header files have been added to sources in Makefile.am files where they are missing, so that "make tags" will include them. Makefile.in files have been regenerated due to these changes. jeremybennett 6084d 23h /or1k/trunk/or1ksim/peripheral/Makefile.am
1486 * Seporate out the code used for handling the memory peripheral to peripheral/memory.c
* Mostly decouple the memory controller from the internals of the memory handling.
* Rewrite memory handling to be more linear and thus much faster.
* Issue a bus error on read/write with invalid granularity.
nogj 7291d 07h /or1k/trunk/or1ksim/peripheral/Makefile.am
1485 Remove nolonger used test peripheral nogj 7291d 07h /or1k/trunk/or1ksim/peripheral/Makefile.am
1073 channels support rprescott 8227d 00h /or1k/trunk/or1ksim/peripheral/Makefile.am
970 Testbench is now running on ORP architecture platform. simons 8297d 20h /or1k/trunk/or1ksim/peripheral/Makefile.am
876 Beta release of ATA simulation rherveille 8341d 19h /or1k/trunk/or1ksim/peripheral/Makefile.am
702 Initial coding of ethernet simulator model finished. ivang 8467d 09h /or1k/trunk/or1ksim/peripheral/Makefile.am
664 very simple PS/2 keyboard model with associated test added markom 8482d 06h /or1k/trunk/or1ksim/peripheral/Makefile.am
645 simple frame buffer peripheral with test added markom 8489d 09h /or1k/trunk/or1ksim/peripheral/Makefile.am
444 Added GPIO simulation erez 8543d 20h /or1k/trunk/or1ksim/peripheral/Makefile.am
347 Added CRC32 calculation to Ethernet erez 8572d 03h /or1k/trunk/or1ksim/peripheral/Makefile.am
257 Added initial Ethernet simulation (only TX as yet) erez 8586d 01h /or1k/trunk/or1ksim/peripheral/Makefile.am
239 added enviroment configuration script parser markom 8592d 09h /or1k/trunk/or1ksim/peripheral/Makefile.am
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8593d 07h /or1k/trunk/or1ksim/peripheral/Makefile.am
212 Added DMA erez 8613d 08h /or1k/trunk/or1ksim/peripheral/Makefile.am
123 Bugs fixed:
- l.rfe temporarly disables exceptions
- l.sys does PC -= 4
- breakpoints now supported at peripheria locations
- uart0.rt/.tx nonexistent file segment fault

Other modifications:
- replaced string names to instruction indexes
- execute.c executes specified (in ISA table) function
- modified ISA table - flag needed for gdb
- added or32.c, which supports or32.h
- added new instructions l.mac, l.msb, l.maci, l.macrc
and their executing functions (opcodes to be revisited)
- added header acconfig.h
- modified configuration files
markom 8727d 04h /or1k/trunk/or1ksim/peripheral/Makefile.am
31 16450 serial UART device. lampret 9098d 19h /or1k/trunk/or1ksim/peripheral/Makefile.am

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.