OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [peripheral/] [memory.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5741d 20h /or1k/trunk/or1ksim/peripheral/memory.c
1751 These are the changes to support Or1ksim 0.3.0rc2. Most significantly they provide GDB RSP support. They also fix 5 outstanding bugs and satisfy one new feature request. jeremybennett 5861d 05h /or1k/trunk/or1ksim/peripheral/memory.c
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.		 jeremybennett 5891d 01h /or1k/trunk/or1ksim/peripheral/memory.c
1649 Mark as many functions as possible static nogj 6887d 23h /or1k/trunk/or1ksim/peripheral/memory.c
1586 Charles Qi
Fix memory handling on big endian machines		 nogj 6973d 04h /or1k/trunk/or1ksim/peripheral/memory.c
1557 Fix most warnings issued by gcc4 nogj 7024d 10h /or1k/trunk/or1ksim/peripheral/memory.c
1556 Create an 8-bit program load function to be able to load an unaligned section nogj 7024d 10h /or1k/trunk/or1ksim/peripheral/memory.c
1486 * Seporate out the code used for handling the memory peripheral to peripheral/memory.c
* Mostly decouple the memory controller from the internals of the memory handling.
* Rewrite memory handling to be more linear and thus much faster.
* Issue a bus error on read/write with invalid granularity.		 nogj 7134d 07h /or1k/trunk/or1ksim/peripheral/memory.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.