OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [pic/] [Makefile.in] - Rev 1780

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5717d 20h /or1k/trunk/or1ksim/pic/Makefile.in
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.		 jeremybennett 5867d 02h /or1k/trunk/or1ksim/pic/Makefile.in
1745 These are the changes to allow or1ksim to build as a library as well as a standalone simulator. The concept of a "generic" peripheral is added, which will commuicate with an external model via upcalls. jeremybennett 5903d 01h /or1k/trunk/or1ksim/pic/Makefile.in
1744 Changes to bring behavior into line with the current OpenRISC 1000 specification and support GDB 6.8. A couple of small bugs with handling xterms and opening the remote debug channel are also fixed. Header files have been added to sources in Makefile.am files where they are missing, so that "make tags" will include them. Makefile.in files have been regenerated due to these changes. jeremybennett 5904d 00h /or1k/trunk/or1ksim/pic/Makefile.in
1576 configure updates phoenix 6976d 20h /or1k/trunk/or1ksim/pic/Makefile.in
1376 aclocal && autoconf && automake phoenix 7192d 07h /or1k/trunk/or1ksim/pic/Makefile.in
1249 Downgrading back to automake-1.4 lampret 7577d 20h /or1k/trunk/or1ksim/pic/Makefile.in
970 Testbench is now running on ORP architecture platform. simons 8116d 21h /or1k/trunk/or1ksim/pic/Makefile.in
876 Beta release of ATA simulation rherveille 8160d 20h /or1k/trunk/or1ksim/pic/Makefile.in
517 some performance optimizations markom 8340d 05h /or1k/trunk/or1ksim/pic/Makefile.in
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8412d 08h /or1k/trunk/or1ksim/pic/Makefile.in
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8571d 14h /or1k/trunk/or1ksim/pic/Makefile.in

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.