OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [testbench/] [int_test.S] - Rev 1772

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5828d 03h /or1k/trunk/or1ksim/testbench/int_test.S
970 Testbench is now running on ORP architecture platform. simons 8227d 04h /or1k/trunk/or1ksim/testbench/int_test.S
956 Changed to work with or32-uclinux tool chain. Everything works except keyboard test. simons 8229d 09h /or1k/trunk/or1ksim/testbench/int_test.S
802 Cache and tick timer tests fixed. simons 8359d 16h /or1k/trunk/or1ksim/testbench/int_test.S
619 all test pass, after newest changes markom 8426d 15h /or1k/trunk/or1ksim/testbench/int_test.S
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8435d 03h /or1k/trunk/or1ksim/testbench/int_test.S
576 some risc test added markom 8439d 11h /or1k/trunk/or1ksim/testbench/int_test.S

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.