OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [testbench/] [mmu.c] - Rev 1767

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5730d 13h /or1k/trunk/or1ksim/testbench/mmu.c
1614 CI should not be set in dMMU translation tables or one gets different behaviour with dMMU on or off in case data cache is enabled. care should be taken for addresses higher than 0x7fff_ffff where the situation is just reversed. (since or1200 does not cache upper half of address space if there is no dMMU) phoenix 6922d 11h /or1k/trunk/or1ksim/testbench/mmu.c
1446 Cosmetic fixes nogj 7170d 20h /or1k/trunk/or1ksim/testbench/mmu.c
1024 Mess with printf/PRINTF fixed. Ethernet test changed to support latest changes. simons 8110d 00h /or1k/trunk/or1ksim/testbench/mmu.c
997 PRINTF should be used instead of printf; command redirection repaired markom 8122d 03h /or1k/trunk/or1ksim/testbench/mmu.c
970 Testbench is now running on ORP architecture platform. simons 8129d 14h /or1k/trunk/or1ksim/testbench/mmu.c
957 Flash at 0x04000000 RAM at 0x00000000. Only MMU test works. simons 8131d 16h /or1k/trunk/or1ksim/testbench/mmu.c
639 MMU cache inhibit bit test added. simons 8324d 14h /or1k/trunk/or1ksim/testbench/mmu.c
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8337d 13h /or1k/trunk/or1ksim/testbench/mmu.c
509 unused var warning corrected markom 8353d 22h /or1k/trunk/or1ksim/testbench/mmu.c
480 RTL_SIM define added for shorter simulation runtime. simons 8368d 21h /or1k/trunk/or1ksim/testbench/mmu.c
466 EEAR is used for determing ITLB miss and IPF page address. simons 8369d 13h /or1k/trunk/or1ksim/testbench/mmu.c
457 Page size set to 8192. simons 8373d 17h /or1k/trunk/or1ksim/testbench/mmu.c
448 Permission test added. simons 8375d 03h /or1k/trunk/or1ksim/testbench/mmu.c
417 ITLB test tested on simulator. simons 8379d 12h /or1k/trunk/or1ksim/testbench/mmu.c
415 DTLB test tested on simulator. simons 8380d 13h /or1k/trunk/or1ksim/testbench/mmu.c
413 some section changes markom 8380d 22h /or1k/trunk/or1ksim/testbench/mmu.c
412 *** empty log message *** simons 8380d 23h /or1k/trunk/or1ksim/testbench/mmu.c
410 MMU test added. simons 8381d 20h /or1k/trunk/or1ksim/testbench/mmu.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.