OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [orp/] [orp_soc/] [rtl/] [verilog/] [mem_if/] [sram_top.v] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5770d 17h /or1k/trunk/orp/orp_soc/rtl/verilog/mem_if/sram_top.v
1268 Merged branch_qmem into main tree. lampret 7571d 07h /or1k/trunk/orp/orp_soc/rtl/verilog/mem_if/sram_top.v
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'
dries 7777d 07h /or1k/trunk/orp/orp_soc/rtl/verilog/mem_if/sram_top.v
1052 Delayed wb_err_o. Disabled wb_ack_o when wb_err_o is asserted. lampret 8138d 13h /or1k/trunk/orp/orp_soc/rtl/verilog/mem_if/sram_top.v
978 Added variable delay for SRAM. lampret 8166d 20h /or1k/trunk/orp/orp_soc/rtl/verilog/mem_if/sram_top.v
959 Fixed size of generic flash/sram to exactly 2MB lampret 8171d 09h /or1k/trunk/orp/orp_soc/rtl/verilog/mem_if/sram_top.v
946 Added SRAM_GENERIC lampret 8173d 10h /or1k/trunk/orp/orp_soc/rtl/verilog/mem_if/sram_top.v
746 First import of the "new" XESS XSV environment. lampret 8316d 23h /or1k/trunk/orp/orp_soc/rtl/verilog/mem_if/sram_top.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.