URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [branches/] [branch_speed_opt/] [or1200/] [rtl/] [verilog/] [or1200_spram_256x21.v] - Rev 1782

Rev	Log message	Author	Age	Path
1782		root	5795d 14h	/or1k_old/branches/branch_speed_opt/or1200/rtl/verilog/or1200_spram_256x21.v
1765		root	5906d 06h	/or1k_old/branches/branch_speed_opt/or1200/rtl/verilog/or1200_spram_256x21.v
1164	This commit was manufactured by cvs2svn to create branch 'branch_speed_opt'.		8011d 02h	/or1k_old/branches/branch_speed_opt/or1200/rtl/verilog/or1200_spram_256x21.v
1129	Added Altera LPM RAMs. Changed generic RAM output when OE inactive.	lampret	8071d 03h	/or1k_old/branches/branch_speed_opt/or1200/rtl/verilog/or1200_spram_256x21.v
1063	Added BIST scan. Special VS RAMs need to be used to implement BIST.	lampret	8242d 08h	/or1k_old/branches/branch_speed_opt/or1200/rtl/verilog/or1200_spram_256x21.v
504	New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.	lampret	8529d 20h	/or1k_old/branches/branch_speed_opt/or1200/rtl/verilog/or1200_spram_256x21.v