OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [branches/] [stable_0_1_x/] [or1ksim/] [README] - Rev 1782

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1782 root 5614d 09h /or1k_old/branches/stable_0_1_x/or1ksim/README
1765 root 5725d 01h /or1k_old/branches/stable_0_1_x/or1ksim/README
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7213d 14h /or1k_old/branches/stable_0_1_x/or1ksim/README
1066 readme updated markom 8057d 14h /or1k_old/branches/stable_0_1_x/or1ksim/README
879 Initial version of OpenRISC Custom Unit Compiler added markom 8166d 07h /or1k_old/branches/stable_0_1_x/or1ksim/README
72 Added 'how to build GNU tools' lampret 8790d 17h /or1k_old/branches/stable_0_1_x/or1ksim/README
54 Regular maintenance. lampret 8848d 17h /or1k_old/branches/stable_0_1_x/or1ksim/README
21 More modifications related to or16. cmchen 8958d 02h /or1k_old/branches/stable_0_1_x/or1ksim/README
18 or16 added, or1k renamed to or32. lampret 8958d 16h /or1k_old/branches/stable_0_1_x/or1ksim/README
12 Added information to the section about how to configure and compile
the package.		 jrydberg 9019d 08h /or1k_old/branches/stable_0_1_x/or1ksim/README
6 Just a regular update with exception of cache simulation. MMU simulation still under development. lampret 9020d 02h /or1k_old/branches/stable_0_1_x/or1ksim/README
4 no message lampret 9070d 07h /or1k_old/branches/stable_0_1_x/or1ksim/README
3 This commit was generated by cvs2svn to compensate for changes in r2, which
included commits to RCS files with non-trunk default branches.		 cvs 9145d 20h /or1k_old/branches/stable_0_1_x/or1ksim/README
2 First import. cvs 9145d 20h /or1k_old/branches/stable_0_1_x/or1ksim/README

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.