OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [branches/] [stable_0_1_x/] [or1ksim/] [tick/] [Makefile.in] - Rev 1782

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1782 root 5547d 10h /or1k_old/branches/stable_0_1_x/or1ksim/tick/Makefile.in
1765 root 5658d 02h /or1k_old/branches/stable_0_1_x/or1ksim/tick/Makefile.in
1378 aclocal && autoconf && automake phoenix 7131d 12h /or1k_old/branches/stable_0_1_x/or1ksim/tick/Makefile.in
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7146d 15h /or1k_old/branches/stable_0_1_x/or1ksim/tick/Makefile.in
1249 Downgrading back to automake-1.4 lampret 7518d 02h /or1k_old/branches/stable_0_1_x/or1ksim/tick/Makefile.in
970 Testbench is now running on ORP architecture platform. simons 8057d 03h /or1k_old/branches/stable_0_1_x/or1ksim/tick/Makefile.in
876 Beta release of ATA simulation rherveille 8101d 02h /or1k_old/branches/stable_0_1_x/or1ksim/tick/Makefile.in
517 some performance optimizations markom 8280d 11h /or1k_old/branches/stable_0_1_x/or1ksim/tick/Makefile.in
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8352d 14h /or1k_old/branches/stable_0_1_x/or1ksim/tick/Makefile.in
91 Tick timer facility. lampret 8557d 03h /or1k_old/branches/stable_0_1_x/or1ksim/tick/Makefile.in

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.